# This Page Is Inserted by IFW Operations and is not a part of the Official Record

### **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

### IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

				•	
	· * ·				
			8 8		
	, x - 1		· · · · · · · · · · · · · · · · · · ·		,
	**				
			*		
		Ď,			
*,					
		4			
		4			
	· v · · · · · · · · · · · · · · · · · ·				
				y *	
			***		
:	, , , , , , , , , , , , , , , , , , , ,			7	
				· On the second	
E .					
	***	m <sub>2</sub>	Υ,		5.
		. *	*		
					. *
	£ (*)		***		. *
	- · · · · · · · · · · · · · · · · · · ·		age."		
		•			
	70.			* * * * * * * * * * * * * * * * * * *	
	(B)				j
					,
	- The A				
			, *, ·		4.1
					\$ 1.00 mg 1.00 1.00 mg 1.00 mg
- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1					
				*	
				× · · · · · · · · · · · · · · · · · · ·	



#### PCT


### WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:		(11) International Publication Number: WO 97/41593
H01L 21/32, 21/762, 21/225	A1	(43) International Publication Date: 6 November 1997 (06.11.97)
(21) International Application Number: PCT/US	97/0382	(81) Designated States: JP, KR.
(22) International Filing Date: 12 March 1997 (	12.03.9	Published  With international search report.
(30) Priority Data: 08/639,758 29 April 1996 (29.04.96)	τ	is
(71) Applicant: ADVANCED MICRO DEVICES, INC. 5204 East Ben White Boulevard, Mail Stop 562, At 78741 (US).	(US/US ustin, T	ı: X
(72) Inventors: GARDNER, Mark, I.; Highway 535, P.O. Cedar Creek, TX 78612 (US). HAUSE, Fred, Circle Oak Cove, Austin, TX 78749 (US). CHANC Yeh; 125 Forest Hill Drive, Los Gatos, CA 95032	N.; 470 3, Kuan	)2
(74) Agent: DRAKE, Paul, S.; Advanced Micro Devices, I East Ben White Boulevard, Mail Stop 562, Au 78741 (US).	Inc., 520 ustin, 7	04 X
·		

(54) Title: REDUCED BIRD'S BEAK FIELD OXIDATION PROCESS USING NITROGEN IMPLANTED INTO ACTIVE REGION



#### (57) Abstract

A method of forming a self-aligned filed oxide isolation structure without using silicon nitride. The method comprises forming a dielectric on an upper surface of a semiconductor substrate. The upper surface of the semiconductor substrate comprises an active region and an isolation region laterally adjacent to each other. A photoresist layer is patterned on top of the implant dielectric to expose regions of the implant dielectric over the active region. Nitrogen is then implanted into the active region through the implant dielectric. Nitrogen is preferably introduced into semiconductor substrate in an approximate atomic concentration of 0.5 to 2.0 percent. After the nitrogen has been implanted into a semiconductor substrate, the photoresist layer is stripped and the implant dielectric is removed. The wafer is then thermally oxidized such that a field oxide having a first thickness is grown over the isolation region and a thin oxide having a second thickness is grown over the active region. The presence of the nitrogen within the semiconductor substrate retards the oxidation rate of the silicon in the active region such that the thickness of the thin oxide is substantially less than the thickness of the thermal oxide. In a presently preferred embodiment, the field oxide has a thickness of 2,000 to 8,000 angstroms while the thin oxide has a thickness of less than 300 angstroms.

### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL AM AT AZ BA BB BF BG BJ BR CCF CG CCH CCI CCM CU CZ DE DE EE	Albania Ammenia Austria Australia Azerbaijan Bosnia and Herzegovina Barbados Belgium Burkina Faso Bulgaria Benin Brazil Belarus Canada Central African Republic Congo Switzerland Côte d'Ivoire Cameroon China Cuba Czech Republic Germany Denmark Estonia	ES FI FR GA GB GE GH GN GR HU IE IS IT JP KE KG KP KR LC LI LK LR	Spain Finland France Gabon United Kingdom Georgia Ghana Guinea Greece Hungary Ireland Israel Iceland Italy Japan Kenya Kyrgyzstan Democratic People's Republic of Korea Republic of Korea Kazakstan Saint Lucia Licchtenstein Sri Lanka Liberia	LS LT LU LV MC MD MG MK ML MN MR MW MX NE NL NO NZ PL PT RO RU SD SE SG	Lesotho Lithuania Luxembourg Latvia Monaco Republic of Moldova Madagascar The former Yugoslav Republic of Macedonia Mali Mongolia Mauritania Malawi Mexico Niger Netherlands Norway New Zealand Poland Portugal Romania Russian Federation Sudan Sweden Singapore	SI SK SN SZ TD TG TJ TM TR TT UA UG US UZ VN YU ZW	Slovenia Slovakia Senegal Swaziland Chad Togo Tajikistan Turkmenistan Turkey Trinidad and Tobago Ukraine Uganda United States of America Uzbekistan Yiet Nam Yugoslavia Zimbabwe
---	--	---	---	---	---	--	--

TITLE: REDUCED BIRD'S BEAK FIELD OXIDATION PROCESS USING NITROGEN IMPLANTED INTO ACTIVE REGION

#### BACKGROUND OF THE INVENTION

1. Field of the Invention

5

10

15

20

25

30

35

This invention relates to semiconductor fabrication and more particularly to an improved method for forming a field oxidation isolation structure by implanting nitrogen into the active regions.

2. Description of the Relevant Art

The fabrication of an integrated circuit involves placing numerous devices in a single semiconductor substrate. Select devices are interconnected by a conductor which extends over a dielectric which separates or "isolates" those devices. Implementing an electrical path across a monolithic integrated circuit thereby involves selectively connecting isolated devices. When fabricating integrated circuits it must therefore be possible to isolate devices built into the substrate from one another. From this perspective, isolation technology is one of the critical aspects of fabricating a functional integrated circuit.

A popular isolation technology used for an MOS integrated circuit involves the process of locally oxidizing silicon. Local oxidation of silicon, or LOCOS process involves oxidizing field regions between devices. The oxide grown in field regions are termed field oxide, wherein field oxide is grown during the initial stages of integrated circuit fabrication, before source and drain implants are placed in device areas or active areas. By growing a thick field oxide in field regions pre-implanted with a channel-stop dopant, LOCOS processing serves to prevent the establishment of parasitic channels in the field regions.

A conventional LOCOS process is shown in Figs. 1-6. In Fig. 1, a thin oxide 12 is grown on a semiconductor substrate 10. A layer of silicon nitride, shown in Fig. 2 as layer 14, is then deposited on the thin oxide 12 with a chemical vapor deposition process. Photoresist is then deposited on the silicon nitride layer 14 and patterned to obtain a patterned photoresist layer 15 shown in Fig. 2. Photoresist layer 15 is patterned to define an active region 16 and a field region 18 in semiconductor substrate 10.

After patterning photoresist layer 15, silicon nitride layer 14 and thin oxide layer 12 are removed in regions where the photoresist has been removed. Fig. 3 shows the wafer after the exposed silicon nitride layer 14 and thin oxide layer 12 have been removed and photoresist layer 15 has been stripped. In Fig. 4, the wafer is inserted into a thermal oxidation tube to grow an oxide in field region 18 of semiconductor substrate 10. This thermal oxidation is represented in Fig. 4 as number 20. As is well known, the presence of silicon nitride layer 14 over active region 16 suppresses the growth of oxide in those regions. Fig. 5 shows a partial cross section of the wafer after completion of thermal oxidation 20. A thick field oxide 22 is present in field region 18 of

semiconductor substrate 10 while a thin oxide 24 has been formed underneath silicon nitride layer 14 in active regions 16. A transition region between thick field oxide 22 and thin oxide 24 comprises the well known bird's beak 26. Bird's beak 26 extends into active region 16 by the amount d<sub>1</sub>. Completion of the conventional field oxidation LOCOS process is accomplished by stripping the silicon nitride layer 14, removing thin oxide 24 with a wet etch process, growing a sacrificial oxide layer, and removing the sacrificial layer. The sacrificial oxide process is performed to eliminate the so called "Kooi" ribbons of silicon nitride that can form at the interface between thin oxide 24 and semiconductor substrate 10 during the field oxidation process. The sacrificial oxide layer is shown in phantom as a dashed line in Fig. 6.

While LOCOS has remained a popular isolation technology, there are several problems inherent with the conventional LOCOS process. First, a growing field oxide extends laterally as a bird's-beak structure. In many instances, the bird's-beak structure 26 can unacceptably encroach into the device active area 16.

In addition, it is well known that depositing CVD silicon nitride directly on a silicon surface results in a very high tensile stress that can exceed the critical stress for dislocation generation in silicon. This stress, which can create fabrication induced defects in the silicon substrate is believed to be caused by the termination of intrinsic stresses at the edges of the nitride film. To prevent this stress from affecting the semiconductor substrate 10, it is necessary in the LOCOS process to form the thin oxide layer 12, commonly referred to as a buffer oxide layer, thereby adding complexity and expense to the process.

20

25

30

10

15

Still further, the removal of silicon nitride layer 14 after formation of field oxide 22 is known by those skilled in the art of semiconductor processing to generate a large number of particles. When silicon nitride layer 14 is subjected to the high temperatures used to grow field oxide 22, a thin film forms on an upper surface of silicon nitride layer 14. The thin film is believed to comprise a composite of silicon, oxygen, and nitrogen (Si<sub>x</sub>O<sub>y</sub>N<sub>z</sub>). Removal of this film from the upper surface of silicon nitride layer 14 requires additional processing steps. Instead of simply immersing the wafer in a hot phosphoric acid solution, as is commonly done to wet etch silicon nitride layers, a brief plasma etch must be performed to remove the Si<sub>x</sub>O<sub>y</sub>N<sub>z</sub> film from the upper surface of silicon nitride layer 14. In addition to undesirably removing oxide from an upper surface of field oxide 22, this plasma etch process is known to generate a large number of particles. These particles can become lodged on the silicon surface that can result in defective devices. Finally, the conventional LOCOS process requires a sacrificial oxide to remove the Kooi ribbons as described above. The formation and removal of the sacrificial oxide layer adds additional processing time and expense to the conventional LOCOS process. In addition, the sacrificial oxide is generally over-etched to ensure that all traces of silicon nitride formed during the field oxidation process are removed. The over-etch undesirably reduces the thickness of the field oxide 22.

35

Therefore, it would be highly desirable to implement a field oxidation process sequence which eliminated the need to deposit a silicon nitride layer on the wafer surface. By eliminating the nitride deposition step, such a process would thereby eliminate the high particle counts associated with the nitride strip process and would eliminate the field oxide etch back cycle required in conventional field oxidation process sequences.

Further, the elimination of the nitride deposition from the field oxidation process would eliminate the need to grow the Kooi oxide after removal of the nitride layer. In addition, the bird's beak structure and the encroachment problems associated with conventional field oxidation processes would be substantially reduced.

#### SUMMARY OF THE INVENTION

The problems identified above are in large part resolved by a semiconductor process in which field oxidation is accomplished without the use of the silicon nitride layer. The improved process hereof incorporates nitrogen into the silicon substrate instead of placing a layer of nitride on an oxide layer above the silicon substrate. The nitrogen is placed in the active region of the silicon substrate prior to the formation of the field oxide. The presence of nitrogen in selected regions of the silicon substrate serves to reduce the oxidation rate of the silicon in those regions. Thus, during the formation of the field oxide, the oxidation rate in the "nitrogenated" regions of the silicon substrate is less than the oxidation rate in regions lacking nitrogen. The higher oxidation rate in the non-nitrogenated regions results in a sharply delineated field oxide structure in which the bird's beak is substantially eliminated.

Broadly speaking, the present invention comprises a method of forming a self-aligned field oxide. A dielectric is formed on an upper surface of a semiconductor substrate comprising an active region and an isolation region. A photoresist layer is patterned on the dielectric layer to expose regions of the dielectric layer over active regions of the silicon substrate. Nitrogen is then implanted into the active regions of the silicon substrate through the exposed dielectric layer. The photoresist is then stripped and the dielectric layer removed from the wafer. In a presently preferred embodiment, the dielectric layer is comprised of a thermal oxide and removal of the dielectric layer is accomplished with a wet etch process. Next, the wafer is subjected to a thermal oxidation process whereby a field oxide grows over the isolation regions of the silicon substrate and a thin oxide grows over the active regions due to the lower oxidation rate of the nitrogenated silicon.

In a presently preferred embodiment, nitrogen is present in the active regions of the semiconductor substrate in an atomic percentage of approximately 0.5 to 2.0 percent. Preferably, nitrogen is implanted into the semiconductor substrate using a nitrogen dose of approximately 5 x 10<sup>13</sup> to 5 x 10<sup>16</sup> ions/cm<sup>2</sup>. The field oxidation is preferably accomplished at a temperature of 900 to 1150°C to achieve a field oxide thickness of approximately 2,000 to 8,000 angstroms. A channel stop implant can be performed before or after formation of the field oxide. In CMOS processes, separate channel stop implants can be performed for each well.

The present invention further contemplates a method for forming a self-aligned field oxide wherein the field oxide has a transition region that encroaches upon the active area by a distance of less than 0.05 microns.

The present invention still further contemplates a semiconductor substrate comprising an active region and an isolation region. The active region contains approximately 0.5 to 2.0 percent nitrogen and the isolation

5

10

15

20

25

30

region, which is laterally adjacent to the active region, comprises a thermal oxide formed on the semiconductor substrate.

5

#### BRIEF DESCRIPTION OF THE DRAWINGS

Other objects and advantages of the invention will become apparent upon reading the following detailed description and upon reference to the accompanying drawings in which:

10

Fig. 1 is a partial cross-sectional view of a semiconductor substrate upon which a thin oxide has been grown;

Fig. 2 is a processing step subsequent to that shown in Fig. 1, in which a silicon nitride layer has been formed on the thin oxide layer and a photoresist layer has been patterned on top of the silicon nitride layer to define active regions and isolation regions;

15

Fig. 3 is a processing step subsequent to that shown in Fig. 2, in which the silicon nitride layer and the thin oxide layer over the isolation region have been etched and the photoresist layer has been stripped;

20

Fig. 4 is a processing step subsequent to that shown in Fig. 3, in which the wafer is subjected to a thermal oxidation step;

Fig. 5 is a processing step subsequent to that shown in Fig. 4 depicting the field oxide and thin oxide formed in the thermal oxidation step;

25

Fig. 6 is a processing step subsequent to that shown in Fig. 5 in which the silicon nitride layer has been stripped and the thin oxide removed;

Fig. 7 is a partial cross-sectional view of a semiconductor wafer upon which a dielectric has been formed;

30

Fig. 8 is a processing step subsequent to that shown in Fig. 7 in which a photoresist layer has been patterned onto the dielectric layer to define an active region and an isolation region;

35

Fig. 9 is a processing step subsequent to Fig. 8 in which nitrogen has been implanted into the silicon substrate within the active region bound by the patterned photoresist;

Fig. 10 is a processing step subsequent to Fig. 9 in which the dielectric layer and the photoresist layer have been removed and the wafer subjected to a thermal oxidation;

Fig. 11 is a partial cross-sectional view of the wafer after completion of the thermal oxidation structure of Fig. 10; and

Fig. 12 is a processing step subsequent to Fig. 11 in which the thin oxide over the active region has been removed.

While the invention is susceptible to various modifications and alternative forms, specific embodiments whereof are shown by way of example and the drawing and will herein be described in detail. It should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the present invention as defined by the appended claims.

15

20

25

30

35

10

5

### DETAILED DESCRIPTION OF THE DRAWINGS

Turning now to Figs. 7-12, an improved process sequence for forming a field oxide isolation structure is shown. Turning briefly to Fig. 12, isolation structure 99 is shown. Isolation structure 116 comprises an isolation region 106 within semiconductor substrate 100. Active region 108 includes nitrogen 112 incorporated into semiconductor substrate 100. In a presently preferred embodiment, nitrogen 112 is present in an atomic percentage of approximately 0.5 to 2.0 percent. Isolation region 106 is laterally adjacent to active region 108 and comprises a field oxide grown to form structure 116. Field oxide structure 116 comprises a sidewall 120 which extends substantially perpendicularly from an upper surface of semiconductor substrate 100. Substantially perpendicular sidewall 120 ensures that field oxide 116 encroaches upon active region 108 by a distance less than or equal to d<sub>2</sub>, which is shown in Fig. 11. In a presently preferred embodiment, d<sub>2</sub> is approximately 0.05 microns or less.

Returning now to Fig. 7, a partial cross-section view of a semiconductor substrate 100 is shown. Dielectric 102 is formed upon the semiconductor substrate 100. Dielectric 102 is suitably comprised of a deposited or grown oxide having a thickness from 50 to 500 angstroms. Referring to Fig. 8, photoresist layer 104 is patterned on dielectric layer 102. Photoresist layer 104 is patterned such that the region of dielectric layer 102 above field region 108 of semiconductor substrate 100 is exposed. Depositing and patterning of photoresist layer 104 is preferably accomplished with photolithography steps well known in the art of semiconductor processing. After patterning of photoresist layer 104 is completed, nitrogen is implanted into active region 108 of semiconductor substrate 100 as shown in Fig. 9. In Fig. 9, the implanting of nitrogen is represented by arrows 110 while the implanted nitrogen within semiconductor substrate 100 is represented by the "X's" 112.

Fig. 10 shows a processing step subsequent to Fig. 9 after dielectric layer 102 and photoresist layer 104 have been removed and the wafer inserted into a thermal oxidation tube. The thermal oxidation is represented in Fig. 10 by wavy lines 114. The introduction of low levels of nitrogen into a silicon substrate is believed to retard the rate at which the silicon oxidizes. Accordingly, oxidation of semiconductor substrate occurs at a greater rate in isolation region 106, which is absent implanted nitrogen 112, than in active region 108. In a presently preferred embodiment, thermal oxidation 114 is formed at a temperature of 900 to 1150 °C and can be performed in either an O<sub>2</sub> (dry) or H<sub>2</sub>O (wet) ambient. Fig. 11 shows a partial cross section of the semiconductor substrate after completion of thermal oxidation 114. Field oxide 116, having a first thickness t<sub>1</sub> has been formed over isolation region 106 while thin oxide 118 having a second thickness t<sub>2</sub> is formed over active region 108. The oxidation rate in the nitrogenated region of semiconductor substrate 100 is believed to correspond to the amount of nitrogen present in semiconductor substrate 100. Thus, controlling the dosage of nitrogen implant 110 controls the oxidation rate of the silicon within active region 108 and thus controls the final thickness t<sub>2</sub> of thin oxide 118. In a presently preferred embodiment, thickness t<sub>2</sub> of thin oxide 118 is less than 300 angstroms while the thickness t<sub>1</sub> of field oxide 116 is 2,000-8,000 angstroms.

The use of nitrogen implant 110 to control the oxidation rate of silicon substrate 100 within active region 108 is also believed to substantially eliminate formation of the bird's beak structure routinely encountered in conventional LOCOS processing using silicon nitride. It is believed that the present method is capable of growing a field dielectric structure 116 adjacent to an active region 108 wherein a sidewall 120 of the field structure 116 is substantially perpendicular to an upper surface of semiconductor substrate 100. Thus, the distance d<sub>2</sub>, which represents the amount by which field oxide 116 encroaches upon active region 108, is minimized. In the presently preferred embodiment, the encroachment d<sub>2</sub> is less than or equal to 0.05 microns. Returning now to Fig. 12, the isolation structure 116 is shown after removal of thin oxide 118 from the upper surface of semiconductor substrate 100. In addition to enabling differential oxidation rates within semiconductor substrate 100, the presence of nitrogen species 112 within semiconductor substrate 100 is believed to provide a barrier layer for fast diffusers such as boron and sodium. Further, the presence of nitrogen species 112 is believed to enhance the quality of the process gate oxide producing higher strength bonds with subsequently formed oxides. A channel stop implant (not shown) can be performed before or after formation of the structure shown in Fig. 12. Using commercially available MeV implanters, channel stop implants may be done post-field oxidation. In CMOS processes, separate channel stop implants can be performed on each well.

As will be obvious to one skilled in the art having the benefit of this disclosure, the process sequence depicted in Figs. 7-12 is capable of producing an isolation structure within a semiconductor substrate. It will be further appreciated that the isolation structure of the present invention substantially eliminates encroachment due to bird's beak formation. It will be still further appreciated that by eliminating deposition of a silicon nitride layer from the isolation process, the process sequence is simplified.

It is to be understood that the form of the invention shown and described in the detailed description and the drawings is to be taken merely as presently preferred examples of how a field oxide isolation structure can be formed without silicon nitride and without substantial encroachment due to bird's beak formation. Obvious variations of the method disclosed would be apparent to those skilled in the art having the benefit of this disclosure. For example, thin oxide 118 shown in Fig. 11 could be removed with a wet or dry etch process. As another example, photoresist layer 104 in Figs. 8 and 9 is used to mask the nitrogen implant 110 whereas other suitable materials may be used to form this masking function including polysilicon, for example. It is intended that following claims be interpreted broadly to embrace all these variations of the preferred embodiments disclosed.

#### WHAT IS CLAIMED IS:

1. A method of forming a self-aligned field oxide comprising:

forming a implant dielectric on an upper surface of a semiconductor substrate, said upper surface of said semiconductor substrate comprising an active region and an isolation region;

patterning a photoresist layer to expose regions of said implant oxide over said active region;

implanting nitrogen into said active region of said upper surface of said semiconductor substrate;

stripping said photoresist;

removing said implant dielectric layer; and

15

10

thermally oxidizing said upper surface of said substrate whereby a field oxide having a first thickness is grown over said isolation region and a thin oxide having a second thickness is grown over said active region, wherein said first thickness is greater than said second thickness.

- 20 2. The method of claim 1 wherein said implant dielectric layer comprises a thermal oxide.
  - 3. The method of claim 2 wherein said thermal oxide is approximately 50 to 500 angstroms in thickness.
- The method of claim 1 wherein said nitrogen is present in said semiconductor substrate in an atomic
   percentage of approximately 0.5 to 2.0 percent within a thickness less than 200 angstroms of a surface of said semiconductor substrate.
  - 5. The method of claim 1 wherein the step of implanting said nitrogen is performed with a nitrogen dose of approximately 5 X 10<sup>13</sup> to 5 X 10<sup>16</sup> ions/cm<sup>2</sup>.

- 6. The method of claim 1 wherein the step of thermally oxidizing said upper surface of said semiconductor substrate comprises is performed at a temperature of approximately 800-1150° C.
- 7. The method of claim 6 wherein the step of thermally oxidizing said upper surface of said semiconductor substrate is accomplished in an O<sub>2</sub> (dry) ambient.
  - 8. The method of claim 6 wherein the step of thermally oxidizing said upper surface of said semiconductor substrate is accomplished in a H<sub>2</sub>O (wet) ambient.


9. The method of claim 1 wherein said thickness of said field oxide is approximately 2000 to 8000 angstroms.

- 10. The method of claim 9 wherein said thickness of said thin oxide is less than 300 angstroms.
- 5 11. The method of claim 1 wherein a transition region from said field oxide to said thin oxide encroaches upon said active area by a distance less than 0.05 microns.
  - 12. The method of claim 1 further comprising implanting a channel stop dopant into said semiconductor substrate.
  - 13. A semiconductor device having a self-aligned field oxide formed with the process of claim 1.
  - 14. A semiconductor substrate comprising:


10

- an active region within a semiconductor substrate, wherein said active region contains approximately

  0.5 to 2.0 percent nitrogen within a thickness less than 200 angstroms of a surface of said semiconductor substrate; and
- an isolation region within said semiconductor substrate, laterally adjacent to said active region, wherein said isolation region comprises a thermal oxide formed on said semiconductor substrate.
  - 15. The semiconductor substrate of claim 14 wherein said thermal oxide has a thickness of approximately 2000 to 8000 angstroms and further wherein said thermal oxide includes a sidewall, proximal to said active region, extending substantially perpendicularly from an upper surface of said semiconductor substrate.
  - 16. The semiconductor substrate of claim 14 wherein said thermal oxide encroaches upon said active region by a distance less than 0.05 microns.



2/2



### INTERNATIONAL SEARCH REPORT

Interr 1al Application No PCI/US 97/03823

A. CLASSIFICATION OF SUBJECT MATTER IPC 6 H01L21/32 H01L21/762 H01L21/225

According to International Patent Classification (IPC) or to both national classification and IPC

#### B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) IPC 6 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

Category *	ENTS CONSIDERED TO BE RELEVANT  Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 330 920 A (SOLEIMANI HAMID R ET AL) 19 July 1994 see column 2, line 37 - line 27; figures 1-6	1,2,4-8
A	NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH, SECTION - B: BEAM INTERACTIONS WITH MATERIALS AND ATOMS, vol. B55, no. 1 / 04, 2 April 1991, pages 860-865, XP000230741 MOLLE P ET AL: "NITROGEN IMPLANTATION FOR LOCAL OXIDATION (NILO) OF SILICON" see page 860, paragraph 3; figure 1	1-6,8,13
Α	US 4 098 618 A (CROWDER BILLY LEE ET AL) 4 July 1978 see column 3 - column 58; figures 2A-2D -/	1,2,5,

X Further documents are listed in the continuation of box C.	X Patent family members are listed in annex.
* Special categories of cited documents:  'A' document defining the general state of the art which is not considered to be of particular relevance.  'E' earlier document but published on or after the international filling date.  'L' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified).  'O' document referring to an oral disclosure, use, exhibition or other means.  'P' document published prior to the international filling date but later than the priority date claimed.	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention  "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone  "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combined with one or more other such documents, such combination being obvious to a person skilled in the art.  "&" document member of the same patent family
Date of the actual completion of the international search  10 June 1997	Date of mailing of the international search report  1 6 -07- 1997
Name and mailing address of the ISA  European Patent Office, P.B. 5818 Patentiaan 2  NL - 2280 HV Rijswijk  Tel. (+ 31-70) 340-2040, Tx. 31 651 epo nl,  Fax: (+ 31-70) 340-3016	Hammel, E

Form PCT/ISA/218 (second sheet) (July 1992)

### INTERNATIONAL SEARCH REPORT

Intern al Application No PCT/US 97/03823

(Continu	BOON) DUCUMENTS CONSIDERED TO BE RELEVANT	PCT/US 97/03823	
akgory *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.	
	US 4 551 910 A (PATTERSON ELIZABETH L) 12 November 1985 see claims 1-9; figures 2-7	1,6-9, 14,15	
	APPLIED PHYSICS A. SOLIDS AND SURFACES, vol. A45, no. 1, 1 January 1988, pages 73-76, XP000097446 SCHOTT K ET AL: "BLOCKING OF SILICON OXIDATION BY LOW-DOSE NITROGEN IMPLANTATION" see page 73, paragraph 1 - page 74, paragraph 1; figure 1	1,5-8	
		·	

## INTERNATIONAL SEARCH REPORT

information on patent family members

Inter nal Application No PC1/US 97/03823

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5330920 A	19-07-94	EP 0631308 A	28-12-94
US 4098618 A	04-07-78	CA 1088217 A EP 0000316 A JP 1371671 C JP 54002671 A JP 61041139 B	21-10-80 10-01-79 07-04-87 10-01-79 12-09-86
US 4551910 A	12-11-85	DE 3524274 A GB 2167601 A,B JP 6044563 B JP 61131467 A	28-05-86 29-05-86 08-06-94 19-06-86

Form PCT/ISA/210 (patent family annex) (July 1992)